A Robust High Speed Serial PHY Architecture With Feed-Forward Correction Clock and Data Recovery
نویسندگان
چکیده
منابع مشابه
High Speed Clock and Data Recovery
High Speed Clock and Data Recovery Techniques Behrooz Abiri Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto 2011 This thesis presents two contributions in the area of high speed clock and data recovery systems. These contributions are focused on the fast phase recovery and adaptive equalization techniques. The first contribution of this...
متن کاملA 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link
A 3.2Gb/s clock and data recovery (CDR) circuit for a high-speed serial link without the reference clock is described. The CDR has a phase and frequency detector (PD and FD), which incorporates a half-rate bang-bang type oversampling PD and a half-rate frequency detector that can achieve low-jitter operation and improve pull-in range. The PD of oversamping method finds a phase error by generati...
متن کاملClock recovery in high-speed multilevel serial links
This paper introduces a simple and hardware efficient clock recovery method for high speed serial links and compares its performance with conventional techniques. Conventional methods are conceptually complex and difficult to realize since they rely on data transitions to recover the clock by oversampling the received signal. In contrast, the new method monitors one or more signal levels and al...
متن کاملSiGe BiCMOS PAM-4 Clock and Data Recovery Circuit for High-Speed Serial Communications
A multilevel clock and data recovery (CDR) circuit for highspeed serial data transmission was designed using the IBM 6HP 0.25 μm SiGe BiCMOS process technology. The circuit extracts the clock from a 32 Gb/s 4-level pulse amplitude modulated (PAM-4) input signal and outputs four channels of retimed NRZ data at 8 Gb/s per channel. The CDR design incorporates a PAM-4 to 2-bit-binary converter, a p...
متن کاملA Regulator Design for a SerDes PHY of a High Speed Serial Data Interface
—A fully integrated 3.3 V-to-1.2 V supply voltage regulator for application in IEEE 1394B PHY has been designed in 0.13μm SMIC Mixed Signal process technology. The regulator is able to deliver peak current transient of 300 mA, while the output voltage remain within a margin of 10% around the nominal value. The PSRR response larger than 52 dB for frequencies up to 10 kHz under the condition of ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2009
ISSN: 0018-9200
DOI: 10.1109/jssc.2009.2020230